View MC74LVXC3245DWR2_750013.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

MC74LVXC3245 Configurable Dual Supply Octal Transceiver
with 3-State Outputs for 3 V Systems
The 74LVXC3245 is a 24-pin dual-supply, octal configurable voltage interface transceiver especially well suited for PCMCIA and other real time configurable I/O applications. The VCCA pin accepts a 3.0 V supply level; the A port is a dedicated 3.0 V port. The VCCB pin accepts a 3.0 V-to-5.0 V supply level. The B port is configured to track the VCCB supply level. A 5.0 V level on the VCCB pin will configure the I/O pins at a 5.0 V level and a 3.0 V VCCB will configure the I/O pins at a 3.0 V level. The A port interfaces with a 3.0 V host system and the B port to the card slots. This device will allow the VCCB voltage source pin and I/O pins on the B port to float when OE is High. This feature is necessary to buffer data to and from a PCMCIA socket that permits PCMCIA cards to be inserted and removed during normal operation. The Transmit/Receive (T/R) input determines the direction of data flow. Transmit (active-High) enables data from the A port to B port. Receive (active-Low) enables data from the B port to the A port.
Features http://onsemi.com MARKING DIAGRAMS
24 24 SOIC-24 DW SUFFIX CASE 751E 1 24 24 1 TSSOP-24 DT SUFFIX CASE 948H 1 LVXC3245 AWLYYWW LVX 3245 AWLYYWW
1
* * * * * * * * *
Bidirectional Interface Between 3.0 V and 3.0 V/5.0 V Buses Control Inputs Compatible with TTL Level Outputs Source/Sink Up to 24 mA Guaranteed Simultaneous Switching Noise Level and Dynamic Threshold Performance Available in SOIC and TSSOP Packages Flexible VCCB Operating Range Allows B Port and VCCB to Float Simultaneously When OE is High Functionally Compatible With the 74 Series 245 Pb-Free Packages are Available*
A WL YY WW
= = = =
Assembly Location Wafer Lot Year Work Week
ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.
*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.
(c) Semiconductor Components Industries, LLC, 2005
1
March, 2005 - Rev. 4
Publication Order Number: MC74LVXC3245/D
MC74LVXC3245
OE 22 T/R 2 VCCB NC 24 23 OE 22 B0 21 B1 20 B2 19 B3 18 B4 17 B5 16 B6 15 B7 14 GND 13 A0 3 21 A1 4 20 1 2 3 A0 4 A1 5 A2 6 A3 7 A4 8 A5 9 A6 10 A7 11 12 A2 5 19 A3 6 18 A4 7 17 Function Output Enable Input Transmit/Receive Input Side A 3-State Inputs or 3-State Outputs Side B 3-State Inputs or 3-State Outputs A5 8 16 A6 9 15 A7 10 14 B7 B6 B5 B4 B3 B2 B1 B0
VCCA T/R
GND GND
Figure 1. 24-Lead Pinout (Top View)
PIN NAMES
Pins OE T/R A0-A7 B0-B7
Figure 2. Logic Diagram
INPUTS OE L L H T/R L H X OPERATING MODE Non-Inverting B Data to A Bus A Data to B Bus Z
H = High Voltage Level; L = Low Voltage Level; Z = High Impedance State; X = High or Low Voltage Level and Transitions are Acceptable; for ICC reasons, Do Not Float Inputs
http://onsemi.com
2
MC74LVXC3245
MAXIMUM RATINGS
Symbol VCCA, VCCB VI VI/O DC Supply Voltage DC Input Voltage DC Input/Output Voltage OE, T/R An Bn IIK IOK IO ICC, IGND TSTG DC Input Diode Current DC Output Diode Current DC Output Source/Sink Current DC Supply Current Storage Temperature Range DC Latchup Source/Sink Current Per Output Pin Maximum Current OE, T/R Parameter Value -0.5 to +7.0 -0.5 to VCCA +0.5 -0.5 to VCCA +0.5 -0.5 to VCCB +0.5 20 50 50 50 200 -65 to +150 300 VI < GND VO < GND; VO > VCC Condition Unit V V V V mA mA mA mA C mA
Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.
RECOMMENDED OPERATING CONDITIONS
Symbol VCCA, VCCB VI VI/O TA Dt/DV Supply Voltage (VCCA VCCB) Input Voltage Input/Output Voltage Operating Free-Air Temperature Minimum Input Edge Rate VIN from 30% to 70% of VCC; VCC at 3.0 V, 4.5 V, 5.5 V Parameter VCCA VCCB OE, T/R An Bn Min 2.3 3.0 0 0 0 -40 0 Max 3.6 5.5 VCCA VCCA VCCB +85 8 Unit V V V C ns/V
DC ELECTRICAL CHARACTERISTICS
TA = 25C Symbol VIHA Parameter Minimum HIGH Level Input Voltage An OE T/R Bn VILA Maximum LOW Level Input Voltage An OE T/R Bn VOHA Minimum HIGH Level Output Voltage Condition VCCA 2.3 3.0 3.6 2.3 3.0 3.6 2.3 3.0 3.6 2.3 3.0 3.6 3.0 3.0 3.0 2.3 2.3 3.0 3.0 3.0 3.0 VCCB 3.0 3.6 5.5 3.0 3.6 5.5 3.0 3.6 5.5 3.0 3.6 5.5 3.0 3.0 3.0 3.0 4.5 3.0 3.0 3.0 4.5 2.99 2.85 2.65 2.50 2.30 2.99 2.85 2.65 4.25 Typ 2.0 2.0 2.0 2.00 2.00 3.85 0.8 0.8 0.8 0.80 0.80 1.65 2.90 2.56 2.35 2.30 2.10 2.90 2.56 2.35 3.86 TA = -40 to +85C Guaranteed Limits 2.0 2.0 2.0 2.00 2.00 3.85 0.8 0.8 0.8 0.80 0.80 1.65 2.90 2.46 2.25 2.20 2.00 2.90 2.46 2.25 3.76 Unit V
VIHB
VOUT 0.1 V or VCC - 0.1 V
V
V
VILB
VOUT 0.1 V or VCC - 0.1 V
V
IOUT = -100 mA IOH = -12 mA IOH = -24 mA IOH = -12 mA IOH = -24 mA IOUT = -100 mA IOH = -12 mA IOH = -24 mA IOH = -24 mA
V
VOHB
V
http://onsemi.com
3
MC74LVXC3245
DC ELECTRICAL CHARACTERISTICS
TA = 25C Symbol VOLA Parameter Maximum LOW Level Output Voltage Condition IOUT = 100 mA IOL = 24 mA IOL = 12 mA IOL = 24 mA IOUT = 100 mA IOL = 24 mA IOL = 24 mA Max Input Leakage Current Max 3-State Output Leakage Max 3-State Output Leakage Maximum ICC/Input OE, T/R An VI = VCCA, GND VI = VIH, VIL OE = VCCA VO = VCCA, GND VI = VIH, VIL OE = VCCA VO = VCCB, GND VI = VCCB-2.1 V VI = VCC-0.6 V An = VCCA or GND Bn = Open, OE = VCCA, T/R = VCCA, VCCB = Open An = VCCA or GND Bn = VCCB or GND, OE = GND, T/R = GND An = VCCA or GND Bn = VCCB or GND, OE = GND, T/R = VCCA Notes 1, 2 Notes 1, 2 Quiet Output Min Dynamic VOL Notes 1, 2 Notes 1, 2 Min HIGH Level Dynamic Input Voltage Notes 1, 3 Notes 1, 3 Max LOW Level Dynamic Input Voltage Notes 1, 3 Notes 1, 3 VCCA 3.0 3.0 2.7 2.7 3.0 3.0 3.0 3.6 3.6 3.6 3.6 3.6 3.6 3.6 3.6 VCCB 3.0 3.0 3.0 4.5 3.0 3.0 4.5 3.6 5.5 3.6 5.5 3.6 5.5 5.5 3.6 1.0 Typ 0.002 0.21 0.11 0.22 0.002 0.21 0.18 0.10 0.36 0.36 0.42 0.10 0.36 0.36 0.1 0.1 0.5 0.5 0.5 0.5 1.35 0.35 TA = -40 to +85C Guaranteed Limits 0.10 0.44 0.44 0.50 0.10 0.44 0.44 1.0 1.0 5.0 5.0 5.0 5.0 1.5 0.5 Unit V
VOLB
V
IIN IOZA
mA mA
IOZB
mA
Bn Bn All Inputs
DICC
mA mA mA
ICCA1
Quiescent VCCA Supply Current as B Port Floats
3.6
Open
5
50
ICCA2
Quiescent VCCA Supply Current
mA 3.6 3.6 3.6 5.5 5 5 50 50 mA 3.6 3.6 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.3 3.6 5.5 3.3 5.0 3.3 5.0 3.3 5.0 3.3 5.0 3.3 5.0 3.3 5.0 3.3 5.0 3.3 5.0 5 8 0.8 0.8 0.8 1.5 -0.8 -0.8 -0.8 -1.2 2.0 2.0 2.0 3.5 0.8 0.8 0.8 1.5 50 80 V V V V V V V V
ICCB
Quiescent VCCB Supply Current
VOLPA VOLPB VOLVA VOLVB VIHDA VIHDB VILDA VILDB
Quiet Output Max Dynamic VOL
1. Worst case package. 2. Max number of outputs defined as (n). Data inputs are driven 0 V to VCC level; one output at GND. 3. Max number of data inputs (n) switching. (n-1) inputs switching 0 V to VCC level. Input under test switching: VCC level to threshold (VIHD), 0 V to threshold (VILD), f = 1 MHz.
http://onsemi.com
4
MC74LVXC3245
AC ELECTRICAL CHARACTERISTICS
TA = -40 to +85C; CL = 50 pF VCCA = 2.7-3.6 V VCCB = 4.5-5.5 V Symbol tPHL tPLH tPHL tPLH tPZL tPZH tPZL tPZH tPHZ tPLZ tPHZ tPLZ tOSHL tOSLH Parameter Propagation Delay A to B Propagation Delay B to A Output Enable Time OE to B Output Enable Time OE to A Output Disable Time OE to B Output Disable Time OE to A Output to Output Skew, Data to Output (Note 6) Min 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 Typ (Note 4) 4.8 3.9 3.8 4.3 4.7 4.8 5.9 5.4 4.0 3.8 4.6 3.1 1.0 Max 8.5 7.0 7.0 8.0 8.5 9.0 10.0 9.5 8.5 8.0 10.0 7.0 1.5 Min 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 1.0 VCCA = 2.7-3.6 V VCCB = 3.0-3.6 V Typ (Note 5) 5.5 5.2 4.4 5.1 6.0 6.1 6.4 5.8 6.3 4.5 5.2 3.4 1.0 Max 9.0 8.5 7.5 8.0 9.5 10.0 10.5 9.5 10.0 8.5 10.0 7.0 1.5 Unit ns ns ns ns ns ns ns
4. Typical values at VCCA = 3.3 V, VCCB = 5.0 V at 25C. 5. Typical values at VCCA = 3.3 V, VCCB = 3.3 V at 25C. 6. Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH); parameter guaranteed by design.
CAPACITIVE CHARACTERISTICS
Symbol CIN CI/O CPD Input Capacitance Input/Output Capacitance Power Dissipation Capacitance (Measured at 10 MHz) AB BA Parameter Condition VCCA = 3.3 V; VCCB = 5.0 V VCCA = 3.3 V; VCCB = 5.0 V VCCB = 5.0 V VCCA = 3.3 V Typical 4.5 10 50 40 Unit pF pF pF
ORDERING INFORMATION
Device MC74LVXC3245DWR2 MC74LVXC3245DWR2G MC74LVXC3245DT MC74LVXC3245DTR2 Package SOIC-24 SOIC-24 (Pb-Free) TSSOP-24* TSSOP-24* Shipping 1000 Tape & Reel 1000 Tape & Reel 62 Units / Rail 2500 Tape & Reel
For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *This package is inherently Pb-Free.
http://onsemi.com
5
MC74LVXC3245
VCCA VCCB
LVXC3245
SD(0:15)
SLOT 0 LVXC3245 ISA BUS (IEEE P996) POWER SWITCHES SLOT 0 SLOT 1
PCMCIA 2.0 JEIDA 4.1 COMPATIBLE CONTROLLER
5V VCC
3V VCC
LVXC3245 SLOT 1
SD(0:15)
LVXC3245
OPTIONAL
Figure 3. Block Diagram Configurable I/O Application for PCMCIA Cards
The 74LVXC3245 is a dual-supply device well suited for PCMCIA configurable I/O applications. The LVXC3245 consumes less than 1mW of quiescent power in all modes of operation, making it ideal for low power notebook designs. The LVXC3245 meets all PCMCIA I/O voltage requirements at 5.0 V and 3.3 V operation. By tying the VCCB pin to the card voltage supply, the PCMCIA card will always have
rail-to-rail output swings, maximizing the reliability of the interface. The VCCA pin must always be tied to a 3.3 V power supply. This voltage connection provides internal references needed to account for variations in VCCB. When connected as in the figure above, the LVXC3245 meets all the voltage and current requirements of the ISA bus standard (IEEE P996).
http://onsemi.com
6
MC74LVXC3245
VCC An, Bn 50% VCC tPLH Bn, An 50% VCC 50% VCC 0V tPHL 50% VCC VOL WAVEFORM 1 - PROPAGATION DELAYS tR = tF = 2.5 ns, 10% to 90%; f = 1 MHz; tW = 500 ns VOH
VCC OE, T/R tPZH An, Bn 50% VCC 50% VCC tPHZ 50% VCC 0V VCC VOH - 0.3 V 0V tPZL An, Bn 50% VCC tPLZ VCC VOL + 0.3 V GND
WAVEFORM 2 - OUTPUT ENABLE AND DISABLE TIMES tR = tF = 2.5 ns, 10% to 90%; f = 1 MHz; tW = 500 ns
Figure 4. AC Waveforms
VCC R1 CL RL 2xVCC OPEN
PULSE GENERATOR RT
DUT
TEST tPLH, tPHL, tPZH, tPHZ tPZL, tPLZ
SWITCH Open 2xVCC
CL = 50 pF or equivalent (Includes jig and probe capacitance) RL = R1 = 500 W or equivalent RT = ZOUT of pulse generator (typically 50 W)
Figure 5. Test Circuit
http://onsemi.com
7
MC74LVXC3245
PACKAGE DIMENSIONS
SOIC-24 DW SUFFIX CASE 751E-04 ISSUE E
-A-
24 13 NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXCESS OF D DIMENSION AT MAXIMUM MATERIAL CONDITION. DIM A B C D F G J K M P R MILLIMETERS MIN MAX 15.25 15.54 7.40 7.60 2.35 2.65 0.35 0.49 0.41 0.90 1.27 BSC 0.23 0.32 0.13 0.29 0_ 8_ 10.05 10.55 0.25 0.75 INCHES MIN MAX 0.601 0.612 0.292 0.299 0.093 0.104 0.014 0.019 0.016 0.035 0.050 BSC 0.009 0.013 0.005 0.011 0_ 8_ 0.395 0.415 0.010 0.029
-B-
12X
P 0.010 (0.25)
M
B
M
1
12
24X
D 0.010 (0.25)
M
J TA
S
B
S
F R C -T-
SEATING PLANE X 45 _
M
22X
G
K
http://onsemi.com
8
MC74LVXC3245
PACKAGE DIMENSIONS
TSSOP-24 DT SUFFIX CASE 948H-01 ISSUE A
24X K REF
0.10 (0.004) 0.15 (0.006) T U
S
M
TU
S
V
S
2X
L/2
24
13
L
PIN 1 IDENT. 1 12
B -U-
0.15 (0.006) T U
S
A -V-
NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-. MILLIMETERS MIN MAX 7.70 7.90 4.30 4.50 --- 1.20 0.05 0.15 0.50 0.75 0.65 BSC 0.27 0.37 0.09 0.20 0.09 0.16 0.19 0.30 0.19 0.25 6.40 BSC 0_ 8_ INCHES MIN MAX 0.303 0.311 0.169 0.177 --- 0.047 0.002 0.006 0.020 0.030 0.026 BSC 0.011 0.015 0.004 0.008 0.004 0.006 0.007 0.012 0.007 0.010 0.252 BSC 0_ 8_
C 0.10 (0.004) -T- SEATING
PLANE
D
G
H
-W-
DIM A B C D F G H J J1 K K1 L M
DETAIL E N K K1 J1 0.25 (0.010) M N F DETAIL E
J
CE E CCC ECC E
SECTION N-N
http://onsemi.com
9
MC74LVXC3245
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
PUBLICATION ORDERING INFORMATION
LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850 ON Semiconductor Website: http://onsemi.com Order Literature: http://www.onsemi.com/litorder For additional information, please contact your local Sales Representative.
http://onsemi.com
10
MC74LVXC3245/D

▲Up To Search▲

Price & Availability of MC74LVXC3245DWR2

	To Download MC74LVXC3245DWR2 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .